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Abstract In this paper, we investigate the performance of opti-
cal packet switches. Optical packet switches are operated en-
tirely in the optical domain (except for the header extrac-
tion). The optical buffering is realised by using fiber delay
lines (FDL’s). We analyse, using generating functions, an optical
buffering structure, consisting of FDL’s with increasing lengths.
We use this analysis to investigate the packet loss rate (PLR) in
two types of switches with output buffering.
Keywords optical packet switch, queueing analysis
1. Introduction
Optical packet switching seems a promising technique to
cope with the explosive growth of the Internet traffic [1].
Optical packet switching can offer more bandwidth and
more processing capacity than the traditional electronic
packet switching networks. A conceptual model of an op-
tical packet switch is shown in Fig. 1. Packets arrive to
the switch via a number of incoming fibers and each fiber
carries a number of wavelengths. The headers of the pack-
ets are extracted and processed electronically. From this
information, each packet is switched independently from
the other packets to its requested output, where it leaves
the switch via an outgoing fiber once the header is rewrit-
ten. Since the switching has to be done entirely in the op-
tical domain however (except for the header processing), a
means for optical buffering is needed, to deal with packet
contentions. One way of buffering optically is the use of
fiber delay lines (FDL’s) [2, 3]. In case of contention, the
packets which cannot be transmitted directly, are delayed
in these fibers, thus using the optical fibers as a tempo-
rary buffer. The delay caused by putting a packet in such
an FDL obviously depends on the length of that particular
delay line.
There are a number of different types of optical packet
switches proposed in literature. They can be categorised
into two main classes (see also [4]): (i) optical packet
switches with recirculation buffering and (ii) optical
packet switches with output buffering. In a recirculation
buffering switch, if more than one packet is scheduled for
the same output at the same time, all packets but one are
recirculated to the input of the switch via FDL’s. These
packets are then, together with the newly arrived packets
again switched to the desired outputs. Different types of
FDL structures are proposed (consisting of FDL’s with
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Fig. 1. Conceptual model of an optical packet switch.
Fig. 2. FDL-structure under consideration.
identical lengths, of FDL’s with increasing lengths, ...).
Switches of this type are analysed e.g. in [5, 6]. In the out-
put buffering technique on the other hand, FDL’s of dif-
ferent lengths are situated at the output side of the switch.
When contentions occur, the not directly transmitted pack-
ets are put into the delay lines, giving them an extra delay,
instead of discarding them immediately. By providing de-
lay lines with different lengths, buffered packets that en-
tered the delay lines at the same time, will leave them at
different time instants thus resolving the contention be-
tween those particular packets.
In this paper, we first analyse the delay line con-
tents of an FDL-structure with increasing lengths using
a generating-functions approach. As shown in Fig. 2, the
packets can be buffered in  delay lines with increas-
ing lengths (ranging from 1 times the packet length to
 times the packet length). From the obtained generat-
ing functions, we then calculate the packet loss rate (PLR)
in optical packet switches with dedicated or shared output
buffering.
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The remainder of this paper is structured as follows. In
the following Section, we present the mathematical model
of the FDL-structure under consideration. In Section 3, we
will then analyse the steady-state delay line contents using
generating functions. In Section 4, we will use our results
to calculate the PLR in switches with output buffering
and show some numerical examples. Finally, some con-
clusions are formulated in Section 5.
2. The Mathematical Model
We consider an FDL-structure consisting of  delay lines
with increasing lengths (see Fig. 2). We assume that the
number of packet arrivals to the FDL-structure on differ-
ent wavelengths (if more than one) are uncorrelated, so
that it suffices to analyse the delay line contents of one
wavelength. We assume that the optical packets have de-
terministic lengths and the  -th delay line ( 
		 ) has
a length of  times the packet length. Time is assumed to
be slotted, where one slot corresponds to the time needed
to transmit a packet. We also assume that the arrivals of
packets at the input of the FDL-structure are synchonized
with respect to the slot boundaries; specifically, packets
can only arrive at the end of a slot. We denote the number
of arrivals at the end of slot  by  . The number of packet
arrivals are assumed to be independent and identically dis-
tributed (i.i.d.) from slot-to-slot and are characterized by
the probability mass function (pmf)
 Prob ﬀ ﬁﬂﬃ !	#"%$ﬁ
Finally, we assume that the scheduling discipline is
smallest FDL first. In this scheduling discipline, if  pack-
ets arrive at the same time, they are put in the  delay lines
with the smallest lengths if ﬂ&' . If )( ,  packets
are put in the  delay lines and the other *+ packets
are lost. A packet put in the  -th delay line, needs exactly
 slots to exit this delay line. So, once put in a specific de-
lay line, a delayed packet cannot be transmitted before it
reaches the end of this delay line, even if the output be-
comes available in the meantime. This is an important dif-
ference with the (traditional) electronical buffers, where a
buffered packet can be retrieved from the memory at any
time.
3. Delay Line Contents
In this section, we analyse the delay line contents of the
FDL-structure under consideration. We define the random
variable ,.-0/  as the (total) number of packets present in
the delay lines at the beginning of slot  , that need another
ﬃ*2134 slots to leave the delay line they are in. This defi-
nition is illustrated in Fig. 3. So, e.g. ,
56/  is the number of
packets in the delay lines that will leave the FDL-system at
the end of slot  , while ,870/  is the number of packets that
entered the last delay line (of length  times the packet
length) at the end of slot 9*% , and thus needs another 
slots to leave this delay line. Note that ,.-0/ 9&:1 .
Fig. 3. FDL-structure with the relevant stochastic variables.
The following system equations can then be estab-
lished:
,;-0/ .<7=>,;-.?@7/ A3CB!-0/ D	 (1)
for 1E
		 , with ,GF./ )ﬃ$ and
B!-0/ ﬂ
H
$ if IE&JK*L1
 if IE(JK*L1M (2)
In other words, BN-0/  equals 1 if and only if a newly arriving
packet is put in the O*P1A3JG -th delay line at the end of
slot  . These system equations can be understood as fol-
lows: the packets in the delay lines at the beginning of slot
 are one slot closer to their departure instant at the begin-
ning of the next slot (or the packets move one column to
the right in Fig. 3 during one slot). The ,
56/  packets who
needed still one slot before departure (at the beginning of
slot  ) leave the system at the end of slot  . Furthermore,
I new packets arrive at the end of slot  and these are put
(on the left side) in the smallest delay lines first (the  top
delay lines in Fig. 3).
Let us now denote the joint probability generating func-
tion (pgf) of the ,;-0/  (1E'Q		 ) as
R
I!S
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Using the system equations (1), we then find:
R
.<f7G!S
7	.	gSG5Vh>ij!S
7	.	gSG5V
R
I!SGkQ	.	gSG5j	UT	 (3)
with ij!S
7	.	gSG5V the joint pgf of the BN-0/  (1:K
	.	 ),
i.e., ij!SM7.	.	TSG5ﬂlWnmpo 5
-g]7
SQqr_Na b
-ts
. It is clear that the
pgf’s R ﬁ!S
7	.	gSG5ﬂ and R .<7G!S
7		TSU5V converge both to
a common steady-state value:
R
!SM7.	.	TSG5ﬂvuwx
Gyjz
R
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By taking the |{l} limit of equation (3), we obtain:
R
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It now remains for us to determine the pgf ij!S87	.	gSG5ﬂ .
This can be done by means of equations (2). It follows that
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Using equation (5) in equation (4), we finally find the fol-
lowing explicit expression for
R
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From the above expression some interesting marginal
pgf’s can be calculated. For instance Ł|!S8 , the pgf of the
total delay line contents at the beginning of a slot, is given
by
Ł|!S8j
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A more interesting pgf is the generating function of the
number of packets that leave the delay lines at the end of
a slot, since this is closely related to the packet loss at the
output of the FDL-system. This pgf is obtained as
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From the above generating functions, we can derive sev-
eral performance measures, such as the moments and the
distributions of the respective stochastic variables. We will
demonstrate their use by calculating the PLR in output
queueing optical packet switches in the following section.
4. Numerical Examples
In this Section, we use the results of the previous analy-
sis to study the performance of output queueing optical
packet switches. Specifically, we investigate the packet
loss in two types of optical packet switches with output
queueing, i.e., switches with dedicated FDL’s per outlet
and switches with a shared FDL-structure over all outlets
respectively.
Fig. 4. Optical packet switch with dedicated FDL’s per output.
4.1 Dedicated Buffering
The first type is an  x  optical packet switch with ded-
icated FDL’s per output, as shown in Fig. 4. Packets en-
ter the switch via the inputs of the switch and are then
routed to one of the outputs according to their destination.
In order to resolve possible contention, every output has an
FDL-structure consisting of  delay lines with increasing
lengths. As a result, when  packets are switched to the
same output at the same time, one of these packets will
be transmitted directly, a min *X
	 number of them
will be put in the output FDL-structure and thus will be
delayed for 1 slots (1|
	.	 min *%
	 ) respectively,
and * in case more than 3 packets are switched to
the same output at the same time * the remaining packets
will be lost.
We assume an independent and uniform switching pro-
cess, i.e., every packet is randomly switched to one of the
outputs and independently of the other packets. Since all
outputs are then statistically identical, we choose one of
the outputs and analyse the PLR at the selected (“tagged”)
output. We denote the pmf of the number of packet arrivals
at the end of a slot at the entrance of the tagged output’s
FDL-structure by Q@ , "%$ .
At the outputs there are two locations where packet loss
can occur. First, if more than 3ﬃ packets are switched
to the same output at the same time, packets get lost at the
entrance of the FDL-structure. Secondly, at the output side
of the FDL-structure only one of the packets that leave the
FDL’s at a specific time instant can be transmitted (pro-
vided that no new packets are switched to the output at
that time) and as a result the other packets are lost. Since
the PLR can be calculated as the mean total number of
packets that are switched to the tagged output and get lost
at the end of a slot, divided by the mean total number of
packets that are switched to this output at the end of a slot,
we find the following expression:
R)
`U$D
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with ¦  the mean number of packets switched to the tagged
output and with ,U5E@ the probability that the number of
packets that leave the FDL-structure at the end of a ran-
dom slot equals  and `§ < ¨L8©$ﬁ	ª . Formula (8)
can be understood as follows: the denominator equals the
mean number of packets that are switched to the tagged
output at the end of a random slot. The numerator ex-
presses the mean number of packets that get lost at that
output at the end of a slot. The first term of the numerator
corresponds to the number of packets that get lost when no
new packets are switched to the tagged output. In this case,
which occurs with probability U$D , 1 of the  packets that
leave the FDL-structure at the end of the slot, is transmit-
ted and the others get lost. If at least one new packet is
switched to the tagged output, one of those new packets
is transmitted directly and the packets that leave the FDL-
structure at the same moment are all lost (only one packet
per output can be transmitted during a slot). If no more
than n3« packets are switched to the designated output,
no loss occurs at the entrance of the FDL-structure (and
n*Jn3«U
<
X$ in equation (8)). On the other hand,
if more than ¬3 packets are switched to the tagged out-
put, *X­3®U packets get lost at the entrance. These
have to be added to the number of packets lost at the exit
of the FDL-structure, to account for the total packet loss
in this case.
After some mathematical manipulations, expression (8)
can be transformed into the following formula:
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with
¦
,U5 the mean number of packets that exit the output’s
FDL-structure at the end of a random slot. So, in order to
be able to calculate the PLR, we need
¦
,
5 and ,U59$D , and
these can be calculated from the analysis in Section 3.
For the following figures, we assume a Bernoulli ar-
rival process at the inlets of the switch, i.e., at every inlet
a packet arrives with probability ° and no packets arrive
with probability E*®° at slot boundaries. In Fig. 5, we
have shown the PLR as a function of the arrival rate ° ,
when ²± and ³®$I	.;	g´ respectively. Without de-
lay lines in the switch ( µ¶$ ), the PLR is less than 0.4.
When # , the PLR is reduced significantly. Adding at
every output one more delay line ( X· ), lowers the PLR
even more, but adding more delay lines, does not have a
significant effect.
In Fig. 6, the PLR is shown when  varies, tX± and
°³$ﬁ¸ , 0.5, 0.75, 0.9 and 1 respectively. As expected
the PLR is strongly related to the arrival rate ° , i.e., to the
load that is offered to the switch. This figure also shows
that making the number of delay lines larger than 2 does
not give much advantage.
From Figs. 5 and 6, we can conclude that just adding
more delay lines does not reduce the PLR significantly.
The reason for this is that although adding more delay
lines at an output line reduces the number of packets lost
before the delay lines, the problem is only shifted, because
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Fig. 5. PLR versus the arrival rate when the number of inlets ¹ is
6.
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Fig. 6. PLR versus the number of delay lines per output when the
number of inlets ¹ is 6.
the delayed packets have a higher probability of still be-
ing lost when they exit the delay lines (because of a higher
probability of more than one packet exitting the delay lines
at the same output at the same time). This can also be con-
cluded from Fig. 7. This figure shows the same as Fig. 5,
but the results of the smallest delay line first scheduling
(upper curves in the figure) are compared with the results
for a traditional queue with a queuelength of  (lower
curves) for µ'$I	.;	g´ . The latter series of curves rep-
resent the smallest PLR that can be obtained with  FDL’s
and can thus be seen as a lower bound for the PLR in the
analysed switch (for a specified  ).
4.2 Shared Buffering
In this subsection, we analyse the PLR in an  x  opti-
cal packet switch with shared output buffering. This type
of switch is shown in Fig. 8. Again, packets enter the
switch via the inputs of the switch and are then routed to
one of the outputs according to their destination. In or-
der to resolve possible contention, there is now a shared
FDL-structure consisting of  delay lines with increas-
ing lengths. As a result, when  arriving packets cannot be
AE ¨U Int. J. Electron. Commun.
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Fig. 7. PLR versus the arrival rate when the number of inlets ¹ is
6 compared with the lower bounds.
Fig. 8. Optical packet switch with shared output queueing.
transmitted due to contention with other arriving packets
(contention occurs when more than one packet is switched
to the same outlet), a min 0	 number of them will be
put in the shared FDL-structure and thus will be delayed
for 1 slots (1¬º
	.	 min 	 ) respectively, and * in
case more than  arriving packets cannot be transmitted
directly * the remaining packets will be lost. A packet
departing the FDL-structure is transmitted if its outlet is
not already occupied (by a newly arriving packet or an-
other packet leaving the FDL lines); otherwise, the packet
is lost.
We assume again an independent and uniform switch-
ing process, i.e., every packet is randomly switched to one
of the outputs and independently of the other packets. We
denote the total number of packet arrivals to the switch at
the end of a slot by » and its pmf by »Q@ , "%$ .
Again two locations can be specified where loss can
occur. First, if more than  arriving packets have to be
delayed/buffered, packets get lost at the entrance of the
FDL-structure. Secondly, at the output side of the FDL-
structure, if a packet departing from an FDL has to be
transmitted via an already occupied outlet, the packet is
lost. Since the PLR can be calculated as the mean total
number of packets that get lost in the switch at the end of
a slot, divided by the mean total number of packets that ar-
rive at the end of a slot, we find the following expression:
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with
¦
» the mean number of packet arrivals to the switch
at the end of a random slot and ,
59@ the probability that
the number of packets that leave the FDL-structure at the
end of a random slot equals  and ¿   6Á 1ﬁE Prob[  of
a total of 1 packets can effectively be transmitted over 
specified outlets at the end of a slot]. Formula (10) can be
understood as follows: the denominator equals the mean
number of packets that arrive to the switch at the end of
a random slot. The numerator expresses the mean number
of packets that get lost in the switch at the end of a slot.
When  new packets arrive in the switch (with probability
»Q ), and l*²¾!7 of them can be transmitted directly
(with probability ¿ﬁÀ*>¾!7QÁ ¡ ), ¾!7 packets have to be
delayed. If ¾!7&J they can all be buffered, otherwise ¾N7*
 of them get lost. When in the same slot  packets leave
the FDL-structure (with probability ,Q5E@ ), and P*Â¾k of
them can be transmitted (with probability ¿À ?   < ¸¼ *
¾pk8Á @ , since there are ­*jC3|¾N7 not yet occupied outlets),
¾pk of the  packets leaving the FDL-structure cannot be
transmitted and are thus lost. This leads to expression (10).
For the following figures, we assume again a Bernoulli
arrival process at the inlets of the switch, i.e., at every inlet
a packet arrives with probability ° and no packets arrive
with probability E*X° at slot boundaries. In Fig. 9, we
have shown the PLR as a function of the arrival rate ° ,
when  Ã± and Äµ$I	.;	g´ respectively. Without
delay lines in the switch ( #$ ), the PLR is the same
as in Fig. 5 (no delay lines). When Åµ , the PLR is
reduced significantly (but less than in the switch with ded-
icated FDL’s). Adding at every output one more delay line
( ÄÃ· ), lowers the PLR even more, but adding more
delay lines, does not have a significant effect (as for the
switch with dedicated FDL’s). Comparing Figs. 5 and 9,
we see that the PLR is a bit lower for the switch with ded-
icated delay lines, but not significantly. Furthermore, the
higher  the closer the PLR’s for both cases. You need
however  Æ± times more FDL’s for the switch with
dedicated FDL’s. So, if the number of FDL’s is the cru-
cial design factor, the switch with shared FDL’s is the best
choice.
In Fig. 10, the PLR is shown when  varies, Ç­±
and °4ﬃ$ﬁ¸ , 0.5, 0.75, 0.9 and 1 respectively. As expected
the PLR is again strongly related to the arrival rate ° , i.e.,
to the load that is offered to the switch. This figure also
shows that making the number of delay lines larger than 3
does not give much advantage.
5. Conclusions
We have analysed an FDL-structure with  delay lines
of increasing lengths. Such an FDL-structure is promising
for being used in future optical packet switches. We used a
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Fig. 9. PLR versus the arrival rate when the number of inlets ¹ is
6.
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Fig. 10. PLR versus the number of delay lines when the number of
inlets ¹ is 6.
generating-functions approach in order to assess some im-
portant performance measures of such an FDL-structure.
We have furthermore used the obtained results to calcu-
late the packet loss rate in two types of optical packet
switches, i.e., switches with dedicated or shared output
queueing respectively. The results showed that more in-
telligent scheduling techniques than smallest FDL-first
are needed to adequately use the FDL’s. On the other
hand, smallest delay line first is the easiest implementable
scheduling discipline. Furthermore, we have shown that in
a switch with a shared FDL-structure approximately the
same PLR can be obtained as in a switch with dedicated
FDL’s, but with considerably less FDL’s.
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